The DLX is a reduced instruction set computer (RISC) processor architecture. It is mainly a cleaner, simpler MIPS architecture, with a simple 32-bit load/store design, and intended mainly for education, as are Donald Knuth's MIX and MMIX architectures. All three are widely used in college-level computer architecture courses. DLX was introduced in the textbook "Computer Architecture: A Quantitative Approach", by John L. Hennessy and David A. Patterson, the main designers of the MIPS and Berkeley RISC designs, respectively, which are the two benchmark RISC designs.
Related categories 7
Sites 12
Loading new listings for you to review...
- Wikipedia: DLX Encyclopedia article with links to many related topics.
- The DLX Processor Class overview with tables (instruction format, set) and diagrams (timing), some other information. By Ethan Miller, University of Maryland.
- DLX Instruction Slides Tables of instructions, categorized, as PDF slides. By Guy Even, Tel Aviv University.
- David R. Kaeli, Professor Director of Northeastern University Computer Architecture Research Laboratory, and co-author of Computer Architecture: A Quantitative Approach. Professional information with some links.
- The DLX Instruction Set Architecture Handbook By Philip M. Sailer, David R. Kaeli; Morgan Kaufmann, 1996, ISBN 1558603719, 1st edition. Definitive work on DLX instructions. Information and abstract. ACM Portal.
- Norman Matloff's DLX Tutorial Information on DLX processor simulator and compiler, DLXsim, interactive program, loads assembly programs and simulates operation of computer on them, single-stepping or continuous execution.
- DLX Information Documents: getting started, instruction set summary and description, simulator manual.
- ASPIDA Project ASynchronous, open source, Processor IP of the DLX Architecture. Goal: show feasibility to design and deliver asynchronous open IPs in portable, re-usable way. Information, downloads. Open source hardware.
- Introduction to Operating Systems DLXOS information needed for programming, from introductory course on OSs.
- Superscalar DLX Processor Diagram, description, download.
- Out of Order Execution Master's Thesis: Design and Evaluation of a RISC Processor with a Tomasulo Scheduler. Uses DLX. HTML, PS, GZ, PDF.
- Implementation of 5-stage DLX Pipeline Introductory tutorial with definitions, explanations, examples to show basic pipelining ideas; applet simulation lets users choose instructions to run, and see how pipeline works from direct experience.